



ASAP: Reconciling Asynchronous Real-Time Operations and Proofs of Execution in Simple Embedded Systems

<u>Adam Caulfield</u> Norrathep Rattanavipanon Ivan De Oliveira Nunes Rochester Institute of Technology Prince Songkla University Phuket Rochester Institute of Technology

Embedded (IOT) Devices

- Connect physical & digital worlds
- Resource constrained
- Targeted by exploits & attacks





Safety Critical Systems Rely on Embedded Devices

Embedded Devices used for safety critical settings

- Smoke detector in a household
- Remote controlled syringe pump for telemedicine

Device controllers rely on sensor values and signals from the remote device being correct and untampered



Remote Attestation (RA)

 Remotely verify the binary currently installed on the device

 Enforce protocol through hardware support

> (4) Verify the result with expected state*Verify(H, State_{Vrf}, chal, k)*





Proof of Execution (PoX)

 Require hardware to monitor additional security properties to provide the verifier with a *PoX*:

Existing architecture APEX (USENIX Security '20) provides:

- Software Immutability
- Memory Protection
- Execution Atomicity
- Response Protection



Proof of Execution (PoX)

 Require hardware to monitor additional security properties to provide the verifier with a *PoX*:

Existing architecture APEX (USENIX Security '20) provides:

- Software Immutability
- Memory Protection
- Execution Atomicity
- Response Protection

Limitation: Asynchronous processing cannot benefit from PoX



Remote Syringe Pump for Telemedicine

- Use of timer-based interrupt allows for energy efficiency
- Cannot benefit from *PoX* since is asynchronous





Remote Syringe Pump for Telemedicine

Use busy-wait approach

- Disable all interrupts
- Require the processor to wait using a for loop

Problems:

- Power consumption
- Uninterruptible in case of emergency





<u>ASAP:</u> Architecture for Secure Asynchronous Processing in PoX

- Builds upon existing *PoX* architecture to support Asynchronous Processing
- Achieved by ensuring the Ephemeral <u>Immutability</u> and <u>Integrity</u> of:

 The Interrupt Vector Table (IVT) within the MCU address space
 Any interrupt service routines (ISRs) that are known and expected prior to device deployment



- ASAP monitors MCU signals to determine the state
- Alongside architecture VRASED which supports RA





- In MCU memory, regions are reserved for the
 - Executable Region (ER)
 - Output Region (*OR*)
- Their start and end addresses are stored for ASAP to monitor





- The Challenge from the verifier is stored & monitored
- ASAP sets EXEC to zero if any PoX violation occurs





- The IVT is the last 16 entries in the address space
- Start and end addresses are known & monitored by ASAP



14

1) IVT Immutability & Integrity

- Monitor the CPU & DMA for write attempts to the IVT
- Set EXEC to zero if a write attempt occurs

IVT Immutability If $(DMA_{en} \& DMA_{addr} \in IVT) \mid (W_{en} \& D_{addr} \in IVT) \rightarrow !EXEC$ Execution exits at *ER*_{max} If $(PC \in ER)$ & $!(next PC \in ER) \rightarrow PC = ER_{max}$ & !EXECExecution starts at ER_{min} If $!(PC \in ER)$ & next $PC \in ER \rightarrow next PC = ER_{min}$ & *!EXEC*



2) ISR Immutability & Integrity





2) ISR Immutability & Integrity

 Selective linking in ASAP to ensure all expected ISRs are captured in *ER*



ΓΙΟΝ

17

2) ISR Immutability & Integrity

- Selective linking in ASAP to ensure all expected ISRs are captured in *ER*
- Ensure entry and exit at fixed points



18

2) ISR Immutability & Integrity

- Selective linking in ASAP to ensure all expected ISRs are captured in *ER*
- Ensure entry and exit at fixed points

IVT Immutability If $(DMA_{en} \& DMA_{addr} \in IVT) | (W_{en} \& D_{addr} \in IVT) \rightarrow !EXEC$ **Execution exits at ER_{max}** If $(PC \in ER) \& !(next PC \in ER) \rightarrow PC = ER_{max} \& !EXEC$ **Execution starts at ER_{min}** If $!(PC \in ER) \& next PC \in ER \rightarrow next PC = ER_{min} \&$!EXEC



Selective Linking example

```
// ER STARTS HERE
__attribute __(( section( ".exec.start"), naked)) void startER() {
    dummy_function();
}
// ER BODY
__attribute __(( section( ".exec.body"))) void dummy_function() {
    uint8_t *out = (uint8_t*)(ORMIN_VAL);
    int i;
    for(i=0; i<32; i++) out[i] = i+i;
    __asm__ volatile("br #__exec_leave" "\n\t");
}</pre>
```

```
//TCB ISR
__attribute__(( section( ".exec.body"))) ISR(PORT1, TCB){
```

```
P1IFG &= ~P1IFG;
P5OUT = ~P5OUT;
```

```
// ER ENDS HERE
__attribute__(( section( ".exec.leave"), naked)) void exitER(){
__asm__volatile("ret" "\n\t");
```

Example code



Linker Script Excerpt



Proof of Concept





Conclusion

- ASAP: architectural support for PoX in MCUs that operate in real time
- Builds upon existing PoX architecture
- Requires minimal hardware modifications
- Selective linking makes protected ISRs easily configurable
- Allows for all software to benefit from PoX security guarantees





Thank you